
b[15:0]
a[15:0]
sa_i
I0[8:0]
I1[8:0]
O[8:0]
RTL_ADD
sb_i
I0[8:0]
I1[8:0]
O[8:0]
RTL_ADD
z0_i
I0[7:0]
I1[7:0]
O[15:0]
RTL_MULT
middle_i
I0[8:0]
I1[8:0]
O[17:0]
RTL_MULT
z2_i
I0[7:0]
I1[7:0]
O[15:0]
RTL_MULT
z10_i
I0[17:0]
I1[17:0]
O[17:0]
RTL_SUB
z1_i
I0[17:0]
I1[17:0]
O[17:0]
RTL_SUB
p0_i
I0[31:0]
I1[31:0]
O[31:0]
RTL_ADD
p_i
I0[31:0]
I1[31:0]
O[31:0]
RTL_ADD
p[31:0]